[1] A. Agarwal, B. C. Paul, H. Mahmoodi, A. Datta and K. Roy, "A process-tolerant cache architecture for improved yield in nanoscale technologies," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 1, pp. 27-38, Jan. 2005, doi: 10.1109/TVLSI.2004.840407.
[2] T. Grasser, “Bias Temperature Instability for Devices and Circuits,” Springer New York, 2014. doi: 10.1007/978-1-4614-7909-3.
[3] E. Mintarno, V. Chandra, D. Pietromonaco, R. Aitken and R. W. Dutton, "Workload dependent NBTI and PBTI analysis for a sub-45nm commercial microprocessor," 2013 IEEE International Reliability Physics Symposium (IRPS), 2013, pp. 3A.1.1-3A.1.6, doi: 10.1109/IRPS.2013.6531971.
[4] F. Crupi, C. Pace, G. Cocorullo, G. Groeseneken, M. Aoulaiche, and M. Houssa, “Positive bias temperature instability in nMOSFETs with ultra-thin Hf-silicate gate dielectrics,” in Microelectronics Engineering, vol. 80, pp. 130–133, Jun. 2005, doi: 10.1016/j.mee.2005.04.055.
[5] J. Keane, X. Wang, D. Persaud and C. H. Kim, "An All-In-One Silicon Odometer for Separately Monitoring HCI, BTI, and TDDB," in IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 817-829, April 2010, doi: 10.1109/JSSC.2010.2040125.
[6] A. T. Krishnan, V. Reddy, S. Chakravarthi, J. Rodriguez, S. John and S. Krishnan, "NBTI impact on transistor and circuit: models, mechanisms and scaling effects [MOSFETs]," IEEE International Electron Devices Meeting 2003, 2003, pp. 14.5.1-14.5.4, doi: 10.1109/IEDM.2003.1269296.
[7] A. Bansal, R. Rao, J. Kim, S. Zafar, J. H. Stathis amd C. Chuang, “Impacts of nbti and pbti on sram static/dynamic noise margins and cell failure probability,” in Microelectronics Reliability, vol. 49, no. 6, pp. 642–649, 2009, doi: 10.1016/j.microrel.2009.03.016.
[8] M. Bagatin, S. Gerardin, A. Paccagnella and F. Faccio, “Impact of nbti aging on the single-event upset of sram cells,” in IEEE Transactions on Nuclear Science, vol. 57, no. 6, pp. 3245–3250, Dec. 2010, doi: 10.1109/TNS.2010.2084100.
[9] A. T. Krishnan, V. Reddy, D. Aldrich, J. Raval, K. Christensen, J. Rosal, C. O'Brien, R. Khamankar, A. Marshall, W-K. Loh; R. McKee and S. Krishnan, "SRAM Cell Static Noise Margin and VMIN Sensitivity to Transistor Degradation," 2006 International Electron Devices Meeting, 2006, pp. 1-4, doi: 10.1109/IEDM.2006.346778.
[10] Y. Kunitake, T. Sato and H. Yasuura, "A case study of Short Term Cell-Flipping technique for mitigating NBTI degradation on cache," 2nd Asia Symposium on Quality Electronic Design (ASQED), 2010, pp. 301-307, doi: 10.1109/ASQED.2010.5548256.
[11] A. Jafari, M. Raji and B. Ghavami, "BTI-Aware Timing Reliability Improvement of Pulsed Flip-Flops in Nano-Scale CMOS Technology," in IEEE Transactions on Device and Materials Reliability, vol. 21, no. 3, pp. 379-388, Sept. 2021, doi: 10.1109/TDMR.2021.3102521.
[12] S. Mukhopadhyay, H. Mahmoodi and K. Roy, "Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 12, pp. 1859-1880, Dec. 2005, doi: 10.1109/TCAD.2005.852295.
[13] Q. Chen, H. Mahmoodi, S. Bhunia and K. Roy, "Modeling and testing of SRAM for new failure mechanisms due to process variations in nanoscale CMOS," 23rd IEEE VLSI Test Symposium (VTS'05), 2005, pp. 292-297, doi: 10.1109/VTS.2005.58.
[14] F. Firouzi, S. Kiamehr and M. B. Tahoori, "Statistical analysis of BTI in the presence of process-induced voltage and temperature variations," 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 2013, pp. 594-600, doi: 10.1109/ASPDAC.2013.6509663.
[15] M. Maghsoudloo and H. R. Zarandi, "Design space exploration of non-uniform cache access for soft-error vulnerability mitigation", in Microelectronics Reliability, vol. 55, no. 11, 2015, pp. 2439-2452, doi: 10.1016/j.microrel.2015.07.049.
[16] J. Franco, B. Kaczer and G. Groeseneken, “Reliability of High Mobility SiGe Channel MOSFETs for Future CMOS Applications,” Springer Dordrecht, 2014, doi: 10.1007/978-94-007-7663-0.
[17] H. Amrouch, T. Ebi and J. Henkel, "Stress balancing to mitigate NBTI effects in register files," 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 2013, pp. 1-10, doi: 10.1109/DSN.2013.6575315.
[18] Y. Kunitake, T. Sato and H. Yasuura, "Signal probability control for relieving NBTI in SRAM cells," 2010 11th International Symposium on Quality Electronic Design (ISQED), 2010, pp. 660-666, doi: 10.1109/ISQED.2010.5450504.
[19] A. Gebregiorgis, M. Ebrahimi, S. Kiamehr, F. Oboril, S. Hamdioui and M. B. Tahoori, "Aging mitigation in memory arrays using self-controlled bit-flipping technique," The 20th Asia and South Pacific Design Automation Conference, 2015, pp. 231-236, doi: 10.1109/ASPDAC.2015.7059010.
[20] M. Karimi, N. Rohbani and S. Miremadi, "A Low Area Overhead NBTI/PBTI Sensor for SRAM Memories," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, pp. 3138-3151, Nov. 2017, doi: 10.1109/TVLSI.2017.2734839.
[21] B. Liu and C. -H. Chen, "Testing, diagnosis and repair methods for NBTI-induced SRAM faults," 2014 IEEE International Conference on IC Design & Technology, 2014, pp. 1-4, doi: 10.1109/ICICDT.2014.6838608.
[22] M. Agarwal, V. Balakrishnan, A. Bhuyan, K. Kim, B. C. Paul, W. Wang, B. Yang, Y. Cao and S. Mitra, "Optimized Circuit Failure Prediction for Aging: Practicality and Promise," 2008 IEEE International Test Conference, 2008, pp. 1-10, doi: 10.1109/TEST.2008.4700619.
[23] K. Kang, M. A. Alam and K. Roy, "Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ," 2007 IEEE International Test Conference, 2007, pp. 1-10, doi: 10.1109/TEST.2007.4437590.
[24] N. Rohbani, H. Gau, S. Mohammadinejad, T. Kumar Maiti, D. Navarro, M. Miura-Mattausch, H. J. Mattausch and Takatsuka, "Power Reduction and BTI Mitigation of Data-Cache Memory Based on the Storage Management of Narrow-Width Values," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 7, pp. 1675-1684, July 2019, doi: 10.1109/TVLSI.2019.2909488
[25] J. Hu, S. Wang and S. G. Ziavras, "In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability," International Conference on Dependable Systems and Networks (DSN'06), 2006, pp. 281-290, doi: 10.1109/DSN.2006.43.
[26] M. Imani, S. Patil and T. Rosing, "DCC: Double capacity Cache architecture for narrow-width values," 2016 International Great Lakes Symposium on VLSI (GLSVLSI), 2016, pp. 113-116, doi: 10.1145/2902961.2902990.
[27] K. Flautner, Nam Sung Kim, S. Martin, D. Blaauw and T. Mudge, "Drowsy caches: simple techniques for reducing leakage power," Proceedings 29th Annual International Symposium on Computer Architecture, 2002, pp. 148-157, doi: 10.1109/ISCA.2002.1003572.
[28] S. Kiamehr, F. Firouzi, M. Ebrahimi and M. B. Tahoori, "Aging-aware standard cell library design," 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, pp. 1-4, doi: 10.7873/DATE.2014.274.
[29] N. Rohbani, M. Ebrahimi, S. Miremadi and M. B. Tahoori, "Bias Temperature Instability Mitigation via Adaptive Cache Size Management," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 3, pp. 1012-1022, March 2017, doi: 10.1109/TVLSI.2016.2606579.
[30] P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, B. Werner, "Simics: A full system simulation platform," in Computer, vol. 35, no. 2, pp. 50-58, Feb. 2002, doi: 10.1109/2.982916.
[31] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill and D. A. Wood, “The gem5 simulator,” ACM SIGARCH Computer Architecture News, vol. 39, no. 2, pp. 1–7, May 2011, doi: 10.1145/2024716.2024718.
[32] C. Sakalis, C. Leonardsson, S. Kaxiras and A. Ros, "Splash-3: A properly synchronized benchmark suite for contemporary research," 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2016, pp. 101-111, doi: 10.1109/ISPASS.2016.7482078.
[33] B. Tudor, J. Wang, C. Sun, Z. Chen, Z. Liao, R. Tan, W. Liu and F. Lee, "MOSRA: An efficient and versatile MOS aging modeling and reliability analysis solution for 45nm and below," 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, 2010, pp. 1645-1647, doi: 10.1109/ICSICT.2010.5667399.
[34] CACTI: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model, https://www.hpl.hp.com/research/cacti.
[35] SYNOPSYS Design Compiler, https://www.synopsys.com.
