[1] M. J.Flynn, “Area – Time – Power and Design Effort; The Basic Trade-offs in Application Specific Systems”, in Proceeding of IEEE 16th International Conference on Application-specific Systems, Architectures and Processors, Samos, Greece, pp. 3-6, July 23-25 2005.
[2] R. Hartenstein, “A Decade of Reconfigurable Computing: A Visionary Retrospective” in Proceedings of IEEE Conference on Design, Automation and Test in Europe, Munich, Germany, pp. 642-649, Mar. 10-14, 2001.
[3] Oquzhan Atak, Abdullah Atalar “An efficient computing model for coarse graned reconfigurable architectures and its application to a reconfigurable compuer” 21st IEEE international Conference on Application-specific Systems, Architectures and Processors, Rennes, France, july 7-9, 2010.
[4] Abdulazim Amouri, Florent Bruguier, Saman Kiamehr, Pascal Benoit, Lionel Torres and Mehdi Tahoori, "Aging effects in FPGAs: An experimental analysis". 24th international Conference on Field programmable logic and applications, Munich, Germany, 2-4 Sept, 2014.
[5] Zana Ghaderi, "Aging-induced Performance Degradation: Monitoring and Mitigation ". submitted in partial satisfaction of the requirements for the degree of doctor of philosophy in Computer Science, university of california, Irvine, 2017.
[6] Mohammed Ahmed Jubair ; Salama A. Mostafa ; Aida Mustapha ; Hanayanti Hafit ., “A Survey of Multi-agent Systems and Case-Based Reasoning Integration”, International Symposium on Agent, Multi-Agent Systems and Robotics (ISAMSR) , Putrajaya, Malaysia, 27-28 Aug. 2018.
[7] Halinka, P.Rzepka, M.Szablichi, “Agent model of multi-agent system for area power system protection “ Modern Electric Power Systems (MEPS), Wroclaw, Poland, pp. 1-4, July 6-9, 2015.
[8] Ababii Victor, Sudacevschi Viorica, Munteanu Silvia, Bordian Dimitrie, Calugari Dmitri, Nistiriuc Ana,”Multi-agent cognitive system for optimal solution search”, International Conference on Development and Application Systems(DAS), Suceava, Romania, pp.53-56, May 24-26, 2018.
[9] Munan Li, Fen Huang, “Formal describing the organization in the pervasive healthcare information system: Multi-agent system perspective” International Conference on Advanced Robotics and Mechatronics (ICARM), Macau, China, pp. 524-529 , Aug 18-20, 2016.
[10] Wooldridge M., “An Introduction to MultiAgent Systems”, Second edition, WILEY Publication 2009.
[11] Prabhat Ranjan Singh, Bishwajeet Pandey, Tanesh Kumar, Teerath Das “ LVCMOS I/O standard based million MHz high performance efficient design on FPGA ”, International Conference on Communication and Computer Vision (ICCCV), Coimbatore, India, pp. 1-4, Dec 20-21 , 2013.
[12] Bo Wang, Leibo Liu “A flexible and energy-efficient reconfigurable architecture for symmetric cipher processing“ IEEE international Symposium on Circuits and Systems, Lisbon, Portugal, pp. 1182-1185, May 24-27, 2015.
[13] Igor A. Kalyaev, Ilya Levin, Alexey Dordopulo, Liubov M.Slasten “FPGA-based reconfigurable computer systems” , Science and Information Conference, London, Uk, pp. 148-155, Oct 7-9, 2013.
[14] Tomáš Drahoňovský ,Martin Rozkovec , Ondřej Novák “A highly flexible reconfigurable system on a Xilinx FPGA” International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico, pp. 1-6, Dec 8-10, 2014.
[15] R. J. Francis, J. Rose, and K. Chung, "Chortle: A technology mapping program for lookup table-based field programmable gate arrays," in ACM/IEEE Conference on Design Automation, pp. 613-619, 1991.
[16] R. Francis, J. Rose, and Z. Vranesic, "Chortle-crf: Fast technology mapping for lookup table-based FPGAs," in ACM/IEEE 28th Conference on Design Automation, pp. 227-233, 1991.
[17] J. Cong, Y. Ding, and Systems, "FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs," IEEE Transactions on Computer-Aided Design of Integrated Circuits,vol. 13, no. 1, pp. 1-12, 1994.
[18] Y.-Y. Liang, T.-Y. Kuo, S.-H. Wang, W.-K. Mak, and Systems, "ALMmap: Technology mapping for FPGAs with adaptive logic modules," IEEE Transactions on Computer-Aided Design of Integrated Circuits, vol. 31, no. 7, pp. 1134-1139, 2012.
[19] M. Kubica and D. Kania, "Area–Oriented Technology Mapping for LUT–Based Logic Blocks," International Journal of Applied Mathematics Computer Science, vol. 27, no. 1, pp207-222, 2017.
[20] C. V. Paiz Gatica, "Dynamically reconfigurable hardware for embedded control systems," 2012.
[21] G. Venkataramani, M. Budiu, T. Chelcea, and S. C. Goldstein, "C to asynchronous dataflow circuits: An end-to-end toolflow," International Workshop on Logic Synthesis, 2004.
[22] K. Danne, C. Bobda, and H. Kalte, "Run-time exchange of mechatronic controllers using partial hardware reconfiguration," in International Conference on Field Programmable Logic and Applications , pp. 272-281, 2003.
[23] M. Rabozzi, G. C. Durelli, A. Miele, J. Lillis, and M. D. Santambrogio, "Floorplanning automation for partial-reconfigurable fpgas via feasible placements generation," IEEE Transactions on Very Large Scale Integration Systems, vol. 25, no. 1, pp. 151-164, 2017.
[24] S. M. Jafri et al., "Energy-aware coarse-grained reconfigurable architectures using dynamically reconfigurable isolation cells," in IEEE 14th International Symposium on Quality Electronic Design (ISQED), pp. 104-111, 2013.
[25] S. M. Jafri, M. A. Tajammul, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen, "Energy-aware-task-parallelism for efficient dynamic voltage, and frequency scaling, in cgras," in IEEE International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII), pp. 104-112, , 2013.
[26] S. M. Jafri, M. Daneshtalab, N. Abbas, G. S. Leon, and A. Hemani, "Transmap: Transformation based remapping and parallelism for high utilization and energy efficiency in cgras," IEEE Transactions on Computers, vol. 65, no. 11, pp. 3456-3469, 2016.
[27] Z. Ghaderi, N. Bagherzadeh, A. Albaqsami, “STABLE: Stress-aware Boolean Matching to Mitigate BTI-induced SNM Reduction in SRAM-based FPGAs”, IEEE Transaction on Computers, Vol. 67, Issue. 1, PP. 102-114, 2017.
[28] B. Khalegi, B. Omidi, H. Amrouch, J. Henkel and H. Asadi, “Estimating and Mitigating Aging Effects in Routing Network of FPGAs”, IEEE Transaction on Very Large Integrated Systems (VLSI), Vol. 27, Issue. 3, PP. 651-664, 2019.
[29] Zhe Wang, Qi Tang , Biao Guo, Ji-Bo Wei and Ling Wang“Resource Partitioning and Application Scheduling with Module Merging on Dynamically and Partially Reconfigurable FPGAs” ACM Transactions on Reconfigurable Technology and Systems, 9(9), 1461; September 2020.
[30] Alexandra Kourfali, Dirk Stroobandt " In-Circuit Debugging with Dynamic Reconfiguration of FPGA Interconnects" ACM Transactions on Reconfigurable Technology and Systems ,January 2020.
)