[1] S. Mittal, J. S. Vetter, "A survey of software techniques for using non-volatile memories for storage and main memory systems", IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 5, pp. 1537-1550, 2016.
[2] A. Tavakkol , M. Arjomand, Hamid Sarbazi-Azad, "Network-on-SSD: A Scalable and High-Performance Communication Design Paradigm for SSDs," IEEE Computer Architecture Letters, v.12 n.1, p.5-8, January 2013.
[3] C. W. Tsao, Y. H. Chang, M. C. Yang, P. C. Huang, "Efficient victim block selection for flash storage devices", IEEE Transactions on Computers, vol. 64, no. 12, pp. 3444-3460, Dec 2015.
[4] D. Kim et al., "Exploiting compression-induced internal fragmentation for power-off recovery in SSD," IEEE Trans. Comput., vol. 65, no. 6, pp. 1720-1733, Jun. 2016.
[5] M.-C. Yang, Y.-H. Chang, T.-W. Kuo, P.-C. Huang, "Capacity-independent address mapping for flash storage devices with explosively growing capacity," IEEE Transactions on Computers, vol. 65, no. 2, pp. 448-465, Feb 2016.
[6] F. Chen , T. Luo , Xi. Zhang, "CAFTL: a content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives," Proceedings of the 9th USENIX conference on File and storage technologies, p.6-6, February 15-17, 2011, San Jose, California.
[7] D. Ma , J. Feng , G. Li, "A survey of address translation technologies for flash memories," ACM Computing Surveys (CSUR), Volume 46 Issue 3, January 2014.
[8] T.-S. Chung, D.-J. Park, S. Park, D.-H. Lee, S.-W. Lee, and H.-J. Song, "A survey of Flash Translation Layer," Journal of Systems Architecture, vol. 55, pp. 332-343, 23 March 2009.
[9] A. S. Ramasamy, P. Karantharaj, "RFFE: A buffer cache management algorithm for flash-memory-based SSD to improve write performance", in Canadian Journal of Electrical and Computer Engineering, vol. 38, no. 3, pp. 219-231, 2015.
[10] Park Dong-Joo, Choi Won-Kyung, Lee Sang-Won, “FAST: A Log Buffer Scheme with Fully Associative Sector Translation for Efficient FTL in Flash Memory”, ACM Transactions on Embedded Computing Systems (TECS), Volume 6 Issue 3, July 2007.
[11] S Lee, D. Shin, Y-J Kim; "LAST: locality-aware sector translation for NAND flash memory-based storage systems," ACM SIGOPS Operating Systems, Volume 42 Issue 6, October 2008.
[12] Aayush Gupta, Youngjae Kim, Bhuvan Urgaonkar, “DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings”, ACM SIGARCH Computer Architecture News, Volume 37 Issue 1, March 2009.
[13] Zhiwei Qin, Yi Wang, Duo Liu, Zili Shao, “A Two-Level Caching Mechanism for Demand-Based Page-Level Address Mapping in NAND Flash Memory Storage Systems”, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, Chicago, IL, USA, 12 May 2011.
[14] Ming-Chang Yang, Student Member, “Capacity-independent Address Mapping for Flash Storage Devices with Explosively Growing Capacity”, 2015.
[15] Y. Park and J-S. Kim, “zFTL: Power-efficient data compression support for NAND flash-based consumer electronics devices,” IEEE Transactions on Consumer Electronics, 57(3):1148–1156, AUG 2011.
[16] C. Ji, L.-P. Chang, L. Shi, C. Gao, C. Wu, Y. Wang, and C. J. Xue, “Lightweight Data Compression for Mobile Flash Storage,” ACM Transactions on Embedded Computing Systems, vol. 16, no. 5s, pp. 1–18, 2017.
[17] T. Park, J.-S. Kim, "Compression support for flash translation layer", Proceedings of the International Workshop on Software Support for Portable Storage, pp. 19-24, Oct. 2010.
[18] J. Ziv and A. Lempel, “A universal algorithm for sequential data Compression,” IEEE Transactions on Information Theory, vol. 23, no. 3, pp. 337–343, May 1977.
[19] J.-L. Gailly and M. Adler, “Zlib general purpose compression library (version 1.2.5),” Apr. 2010.
[20] B. Mao, S. Wu, H. Jiang, Y. Yang, and Z. Xi, “EDC: Improving the performance and space efficiency of flash-based storage systems with elastic data compression,” IEEE Trans. Parallel Distrib. Syst., vol. 29, no. 6, pp. 1261–1274, Jun. 2018.
[21] S. Lee, J. Park, K. Fleming, Arvind, and J. Kim, “Improving Performance and Lifetime of Solid-State Drives Using Hardware-Accelerated Compression”, IEEE Trans. Consumer Electronics, vol. 57, no. 4, pp. 1732-1739, 2011.
[22] W. Liu, F. Mei, C. Wang, M. O’Neill and E. E. Swartzlander, "Data compression device based on modified LZ4 algorithm", IEEE Trans. Consum. Electron., vol. 64, no. 1, pp. 110-117, Feb. 2018.
[23] M. Nazari, R. Taghizadeh, S. A. Asghari, M. B. Marvasti, and A. M. Rahmani, “FRCD: Fast recovery of compressible data in flash memories,” Computers & Electrical Engineering, vol. 78, pp. 520–535, 2019.
[24] http://www.iozone.org/docs/IOzone_msword_98.pdf
[25] S.-P. Lim, S.-W. Lee, B. Moon, "FASTer FTL for enterprise-class flash memory SSDs", Proc. Int. Workshop Storage Netw. Archit. Parallel I/Os (SNAPI), pp. 3-12, May 2010.
[26] "OLTP Performance Comparison: Solid-state Drives vs. Hard Disk Drives", Test report, Jan. 2009.
[27] Y. Hu, H. Jiang, D. Feng, L.Tian, H.Luo, Sh. Zhang, “Performance impact and interplay of SSD parallelism through advanced commands,” Proceedings of the ICS'11, pp. 96-107, May-Jun. 2011.
)