D. E. Goldberg, “Genetic Algorithms,” Addison Wesley, 1989.
 J. Kennedy and R. Eberhart, “Particle swarm optimization,” Neural Networks, 1995. Proceedings., IEEE International Conference on, vol. 4, pp. 1942–1948 vol.4, 1995.
 E. Rashedi, H. Nezamabadi-Pour, and S. Saryazdi, “GSA: a gravitational search algorithm,” Information sciences, vol. 179, no. 13, pp. 2232–2248, Jun. 2009.
 M. H. Mozaffari, H. Abdy, and S.-H. ZAHIRI, “IPO: An Inclined Planes System Optimization Algorithm,” Computing & Informatics, vol. 35, no. 1, pp. 222–240, 2016.
 امیر حسین فرامرزیان, محسن صانعی, هاجر باغچه بند، “بررسی و طراحی مدار تغییر سطح ولتاژ کم توان و سرعت بالا با تکنیک چند ولتاژ آستانه,” سومین کنفرانس مهندسی برق و الکترونیک ایران، صص 6-1، تیرماه 1390.
 T. Arthi, “Design of a Low Power Level-up Shifter in Multi Supply Voltage Design using MTCMOS Technique,” vol. 12, no. 12, pp. 31–35, 2013.
 P. Zhao and M. Bayoumi, “Low power and high speed explicit-pulsed flip-flops,” in 2nd International Conference on Devices, Circuits and Systems (ICDCS), pp. 7–11, 2014.
 W. Zhao, A. Alvarez, and Y. Ha, “A 65-nm 25.1-ns 30.7-fJ Robust Subthreshold Level Shifter with Wide Conversion Range,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. X, no. X, pp. 1–1, 2015.
 R. Sharma and S. Akashe, “Analysis of low power reduction in voltage level shifter,” in Computational Intelligence on Power, Energy and Controls with their impact on Humanity (CIPECH), 2014 Innovative Applications of, pp. 355–359, 2014.
 J. Zhou, S. Member, C. Wang, and X. Liu, “An Ultra-Low Voltage Level Shifter Using Revised Wilson Current Mirror for Fast and Energy-Efficient Wide-Range Voltage Conversion from Sub-Threshold to I / O Voltage,” vol. 62, no. 3, pp. 697–706, 2015.
 Z. Liu, L. Cong, and H. Lee, “Design of On-Chip Gate Drivers With Power-Efficient High-Speed Level Shifting and Dynamic Timing Control for High-Voltage Synchronous Switching Power Converters,” 2015.
 J. Zhou, C. Wang, X. Liu, and M. Je, “Fast and energy-efficient low-voltage level shifters,” Microelectronics Journal, vol. 46, no. 1, pp. 75–80, 2015.
 D. O. Larsen, P. L. Muntal, I. H. H. Jorgensen, and E. Bruun, “High-voltage pulse-triggered SR latch level-shifter design considerations,” in NORCHIP, pp. 1–6, 2014.
 B. Mohammadi and J. N. Rodrigues, “A 65 nm single stage 28 fJ/cycle 0.12 to 1.2 V level-shifter,” in Circuits and Systems (ISCAS), 2014 IEEE International Symposium on, pp. 990–993, 2014.
 Y. Osaki, T. Hirose, N. Kuroki, and M. Numa, “A level shifter circuit design by using input/output voltage monitoring technique for ultra-low voltage digital CMOS LSIs,” in New Circuits and Systems Conference (NEWCAS), 2011 IEEE 9th International, pp. 201–204, 2011.
 M. Kumar, S. K. Arya, and S. Pandey, “Level shifter design for low power applications.,” International Journal of Computer Science & Information Technology, vol. 2, no. 5, 2010.
 J. Yaoyao, Z. Leiming, C. Yiwen, F. Jian, and Z. Bo, “A low power and high speed level shifter with delay circuits,” in Communications, Circuits and Systems (ICCCAS), 2013 International Conference on, pp. 378–381, 2013, vol. 2.
 M. Kumar, S. K. Arya, and S. Pandey, “Level shifter design for low power applications,” arXiv preprint arXiv:1011.0507, 2010.
 D. Dwivedi, S. Dwivedi, and E. Potladhurthi, “Voltage up level shifter with improved performance and reduced power,” in Electrical & Computer Engineering (CCECE), 2012 25th IEEE Canadian Conference on, pp. 1–4, 2012.
 W. N. HE, CMOS VLSI Design: A Circuits And Systems Perspective, 3/E. Pearson Education India, 2006.
 J. E. Ayers, Digital integrated circuits: analysis and design, vol. 2. CRC Press, Inc., 2009.
 Y. Osaki, T. Hirose, N. Kuroki, and M. Numa, “A low-power level shifter with logic error correction for extremely low-voltage digital CMOS LSIs,” Solid-State Circuits, IEEE Journal of, vol. 47, no. 7, pp. 1776–1783, 2012.
 D. Wolpert and P. Ampadu, “Level shifter speed, power, and reliability trade-offs across normal and reverse temperature dependences,” Midwest Symposium on Circuits and Systems, no. 4, pp. 1254–1257, 2010.
 T. W. Manikas and J. T. Cain, “Genetic algorithms vs. simulated annealing: a comparison of approaches for solving the circuit partitioning problem,” 1996.
 R. L. Haupt and S. E. Haupt, Practical genetic algorithms. John Wiley & Sons, 2004
 R. C. Eberhart and J. Kennedy, “A new optimizer using particle swarm theory,” in Proceedings of the sixth international symposium on micro machine and human science, vol. 1, pp. 39–43, 1995.
 S. Das, A. Abraham, and A. Konar, “Particle swarm optimization and differential evolution algorithms: technical analysis, applications and hybridization perspectives,” in Advances of Computational Intelligence in Industrial Systems, Springer, pp. 1–38, 2008.